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Modeling of the Static and Dynamic Behavior of Differential Drivers
I. S. Stievano, C. Siviero, I. A. Maio, F. Canavero
Dip. Elettronica, Politecnico di Torino, Italy (igor.stievano@polito.it)
Abstract – The development of behavioral models of dif-
ferential drivers for the simulation of signal integrity and
electromagnetic compatibility problems is addressed. The
obtained macromodels are readily included in any circuit
simulation environment. A complete modeling example is
given.
1 INTRODUCTION
Low Voltage Differential Signaling (LVDS) is going to es-
tablish as the dominant standard for on-board and off-board
high-performance data links [1, 2, 3]. It allows extremely
high data rates, on the order of one Gbps, along with re-
duced EMI effects and reduced power absorption.
In order to simulate the operation of LVDS link for the
assessment of Signal Integrity (SI) and ElectroMagnetic
Compatibility (EMC) problems, suitable behavioral models
(or macromodels) of differential drivers and receivers are
needed. To this aim, in this paper, we address the behav-
ioral modeling of LVDS differential driver output buffers.
The proposed modeling procedure exploits piecewise mod-
els and parametric relations introduced in [4] for single-
ended devices, and is demonstrated by a complete modeling
example.
2 DEVICE AND MODEL STRUCTURE
The output buffers of LVDS drivers operate via current
steering techniques, as shown in Fig. 1. Two voltage con-
trolled current source devices are used to provide the current
sent to and drawn from resistor Rr at receiver input termi-
nals. When switches A are closed, ir is positive, whereas
when switches B are closed ir is negative and the voltage
across receiver input terminals changes polarity. In actual
applications, output buffers may contain matching resistors
across the output terminals and control subcircuits to ensure
proper output current and voltage values over possible pro-
cess, supply voltage and temperature variations.
In fixed logic state, the ideal LVDS output buffer of Fig. 1
can be considered as a three-terminal circuit element char-
acterized by constitutive relations of the form{
i1 = i1H(v1, v2)
i2 = i2H(v1, v2)
{
i1 = i1L(v1, v2)
i2 = i2L(v1, v2)
(1)
where H and L denote the HIGH and LOW logic state, re-
spectively, and the output currents are allowed to be func-
tions of both voltages to take into account variants of the
buffer basic scheme with internal resistor and control cir-
cuits. A complete macromodel describing state switching
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Figure 1: Generic structure of a LVDS driver and its relevant
electric variables.
from steady state operation can be obtained by combining
in a two-piece model the constitutive relations (1) (submod-
els) by means of time-varying weighting coefficients
{
i1 = w1H(t)i1H(v1, v2) + w1L(t)i1L(v1, v2)
i2 = w2H(t)i2H(v1, v2) + w2L(t)i2L(v1, v2)
(2)
When suitable submodels are available for terminal currents
in fixed logic states (i1H(v1, v2), ...), the weighting coef-
ficients can be obtained from the device responses during
switching experiments. The problem is then to devise and
estimate the parameters of suitable relations for submod-
els (1). A straightforward approach is to represent inH and
inL, n = 1, 2 by a sum of a static mapping and a (pos-
sibly parametric) contribution taking into account dynamic
effects [4]. Both the static mapping and the dynamic contri-
bution can be estimated from currents caused by suitable
test sources connected to driver output terminals, like in
Fig. 2. The static mappings easily arise from steady state
current values, whereas transient responses help the esti-
mation of dynamic contributions. Of course, the terminal
voltage variations applied by test sources should correspond
to differential and common mode voltage variations within
limits specified by the LVDS standard. Besides, for out-
put buffers containing control circuits, voltage test sources
should be properly replaced by sources compatible with the
static characteristics of those devices (e.g., see [5, 6, 7] for
details on the possible implementation of control circuits).
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Figure 2: Common setup for both the estimation of the static
characteristics and the dynamic behavior of the LVDS de-
vice of Fig. 1 in the HIGH logic state.
3 NUMERICAL EXAMPLE
In this Section, the proposed modeling approach is
demonstrated on a commercial device. The modeled
device is the Fairchild FIN1001 3.3. V LVDS High
Speed Differential Driver, whose HSPICE encrypted
transistor-level model (available from the official website
www.fairchildsemi.com) is assumed as the reference
model hereafter. All the simulations are performed by us-
ing HSPICE and the reference model is used for both the
computation of the responses needed for the estimation of
macromodel parameters and for its validation.
For this example driver, submodels inH and inL, n = 1, 2
are sums of a static and a dynamic part, where the dynamic
part is sought for within the subclass of linear parametric
models. The assumption of the linear dynamic part arises
from the observation of a nearly linear and capacitive dy-
namic behavior of the driver operating in fixed logic state.
As an example, for inH , n = 1, 2 of Eq. (2), the model
representation turns out to be defined by{
i1H = ıˆ1H(v1, v2)− C1H
dv1
dt
− C12H
d(v1−v2)
dt
i2H = ıˆ2H(v1, v2) + C2H
dv2
dt
+ C12H
d(v2−v1)
dt
(3)
where ıˆ1H and ıˆ2H are the static characteristic of currents
i1 and i2 for the driver forced in the fixed HIGH logic
state. As an example, Fig. 3 shows the static characteris-
tic ıˆ1H(v1, v2).
It is worth noting that the model representation (3) used
for this modeling example is similar to the one recom-
mended by the IBIS standard [8]. Representation (3), how-
ever, includes both static and dynamic coupling effects be-
tween the terminal variables. This approach is more general
and does not significantly affect the complexity of the re-
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Figure 3: Static characteristic ıˆ1H(v1, v2) of the current i1
for the example driver forced in the HIGH logic state.
sulting macromodel. Decoupled static characteristics, i.e.,
i1H = i1H(v1) and i2H = i2H(v2), assume weak influ-
ence of the neglected voltage variables, that is not guar-
anteed. Besides, even when this approximation holds, the
measurement of a decoupled static characteristic should be
performed by keeping the neglected voltage variable close
to values expected during operation [9].
The estimation of the dynamic contribution is carried
out by recasting Eq. 3 as a linear least square problem
for {C1H , C12H , C2H} and {C1L, C12L, C2L}. This is
achieved by recording the device responses i1(t) and i2(t)
while the driver is forced in the HIGH or LOW logic state
and the terminals are connected to noise voltage sources
as in Fig. 2. In this example, independent gaussian noise
sources with mean value equal to the nominal common
mode voltage (v1+v2)2 = 1.25 V and standard deviation
10 mV are used. In addition, the linearity of the dynamic
contribution has been verified by applying noisy signals
with amplitude on the order of the full voltage swing speci-
fied by the LVDS standard. The values of the estimated ca-
pacitors are {C1H , C12H , C2H} = {1.65, 0.125, 1.66} pF
and {C1L, C12L, C2L} = {1.66, 0.109, 1.62} pF.
Finally, the estimation of weighting coefficients are ob-
tained through linear inversion of (2) by means of the ref-
erence responses i1(t), i2(t), v1(t), v1(t) obtained while
the device is connected to a 100 Ω differential resistor and
is driven to produce a logic HIGH pulse.
The obtained macromodel is implemented as an HSPICE
subcircuit with standard component and validated by two
test circuits. The first test circuit is composed of the mod-
eled device driving a 50 Ω differential resistor with a logic
HIGH pulse. For this test case, Fig. 4 shows the reference
and macromodel responses of the output terminal voltages
v1(t), v2(t) and of the differential voltage vd(t).
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Figure 4: Output port voltages v1(t), v2(t) (top panel) and
differential voltage vd(t) (bottom panel) computed for the
first test circuit (see text). Solid line: reference, dashed line:
macromodel.
The second test circuit is composed of the modeled de-
vice driving a coupled transmission line (differential mode
impedance Ze = 50 Ω, common mode impedance Zo =
100 Ω, line length 0.15 m) loaded by a 100 Ω differential re-
sistor with a logic HIGH pulse. For this test case, Fig. 5
shows the reference and macromodel responses of the out-
put terminal voltages v1(t), v2(t) and of the differential
voltage vd(t).
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Figure 5: Output port voltages v1(t), v2(t) (top panel) and
differential voltage vd(t) (bottom panel) computed for the
second test circuit (see text). Solid line: reference, dashed
line: macromodel.
The accuracy of the proposed macromodel has been quanti-
fied by computing the timing error and the maximum rela-
tive voltage error. The timing error is defined as the maxi-
mum delay between the reference and the macromodel dif-
ferential voltage responses measured for the zero voltage
crossing. As an example, for the curves of Fig. 4 and Fig. 5
Table 1: CPU time and memory usage for the computation
of the curves of Fig. 4 by means of HSPICE.
Model CPU time Memory
reference 10.70 sec 1430 Kb
macromodel 2.35 sec 490 kb
the maximum timing error is 15 ps. The maximum relative
voltage error is computed as the maximum error between
the reference and macromodel voltage responses divided by
the nominal voltage swing of 350 mV. Again, form the same
previous validation curves, it turns out to be 5.4%.
Finally, macromodel efficiency is assessed by the CPU-time
and memory usage required for circuit simulations. For the
example device of this Section, Tab. 1 collects the figures of
the efficiency comparison between the reference transistor-
level model and the macromodel for the computation of the
curves of Fig. 4.
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